Skip to content
View HirunaVishwamith's full-sized avatar

Block or report HirunaVishwamith

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
HirunaVishwamith/README.md

Hi, I'm Hiruna Vishwamith

FPGA Design Engineer @ Apex Compute
Focused on FPGA design, digital systems, embedded development, and hardware-oriented computing.

Profile views


Statistics

Pinned Loading

  1. ASTRA ASTRA Public

    ASTRA - Autonomous Satellite Traffic and Routing Architecture

    Python

  2. fyp18-riscv-emulator fyp18-riscv-emulator Public

    Forked from Kaveesha-98/fyp18-riscv-emulator

    C++

  3. Mt-Benchmark Mt-Benchmark Public

    C

  4. RISCV-OOO-QuadCore RISCV-OOO-QuadCore Public

    Scala