Skip to content

Actions: ergo720/lib86cpu

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
61 workflow runs
61 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Try to fix Windows build GitHub CI #161: Commit be4c869 pushed by ergo720
59s master
master
59s
Try to fix Windows build GitHub CI #160: Commit 4823912 pushed by ergo720
1m 34s master
master
1m 34s
MOVUPS GitHub CI #159: Commit cd93c96 pushed by ergo720
1m 15s master
master
1m 15s
Updated actions/checkout to use v6 GitHub CI #158: Commit 0d98f4b pushed by ergo720
3m 9s master
master
3m 9s
Added support for aligning the ram buffer pointer GitHub CI #157: Commit 5a0f444 pushed by ergo720
2m 31s master
master
2m 31s
Removed unnecessary ptr_code field in translated_code_t GitHub CI #156: Commit 7de27fb pushed by ergo720
3m 7s master
master
3m 7s
Fixed even more bugs in the rsb implementation GitHub CI #155: Commit 58f14d8 pushed by ergo720
3m 1s master
master
3m 1s
Fixed xbox build GitHub CI #154: Commit 74ff986 pushed by ergo720
2m 33s master
master
2m 33s
Actually fix Linux build GitHub CI #153: Commit f68970c pushed by ergo720
2m 57s master
master
2m 57s
Restored PACKED macro GitHub CI #152: Commit 19ab7ea pushed by ergo720
3m 35s master
master
3m 35s
Use a naturally aligned jump table GitHub CI #151: Commit 2645cfc pushed by ergo720
2m 27s master
master
2m 27s
Added return stack buffer to predict the target address of RET instru… GitHub CI #150: Commit 7c46d2e pushed by ergo720
3m 48s master
master
3m 48s
Ported to hpp headers GitHub CI #149: Commit eca9243 pushed by ergo720
2m 27s master
master
2m 27s
Ported to hpp headers GitHub CI #148: Commit b406d48 pushed by ergo720
6m 1s master
master
6m 1s
Fixed many warnings GitHub CI #147: Commit 2952062 pushed by ergo720
2m 27s master
master
2m 27s
Reduced size of function dispatch table for instructions GitHub CI #146: Commit 403368d pushed by ergo720
2m 51s master
master
2m 51s
Replaced giant instruction switch case with function dispatch table GitHub CI #145: Commit 07f02c0 pushed by ergo720
2m 30s master
master
2m 30s
Removed unnecessary inheritance in jit class GitHub CI #144: Commit 95f8804 pushed by ergo720
3m 17s master
master
3m 17s
Added new API to update interrupt function GitHub CI #143: Commit fe43fc0 pushed by ergo720
2m 24s master
master
2m 24s
MOVNTQ, EMMS GitHub CI #142: Commit 61fa109 pushed by ergo720
2m 25s master
master
2m 25s
PREFETCHNTA/T0/T1/T2 GitHub CI #141: Commit fa7cbdb pushed by ergo720
2m 25s master
master
2m 25s
FSIN, FCOS GitHub CI #140: Commit 84ef517 pushed by ergo720
2m 51s master
master
2m 51s
SUBPS, SUBSS GitHub CI #139: Commit 34b9921 pushed by ergo720
2m 47s master
master
2m 47s
Debugger: fixed an issue where the register color change was not bein… GitHub CI #138: Commit 41d89ff pushed by ergo720
2m 47s master
master
2m 47s
Debugger: handle the case where the running sw changes the sw breakpo… GitHub CI #137: Commit 1a6bb79 pushed by ergo720
4m 4s master
master
4m 4s