RAM delay in Simple system#2367
Merged
marnovandermaas merged 2 commits intolowRISC:masterfrom Feb 6, 2026
Merged
Conversation
luismarques
approved these changes
Feb 4, 2026
luismarques
requested changes
Feb 4, 2026
Contributor
luismarques
left a comment
There was a problem hiding this comment.
I just noticed you're merging this into master. We probably don't want to enable that 5-cycle delay by default ;)
62ebb33 to
739258b
Compare
Contributor
Author
|
Yes, you're right. I'll make the default 0 and expose the delay as a FuseSoC parameter. |
This allows an extra delay to be added to the B-port of the RAM.
Add a parameter to Simple system to delay the instruction requests and expose this in the FuseSoC build instruction.
739258b to
b5930bd
Compare
luismarques
approved these changes
Feb 5, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The aim of this pull request is to make it possible to do bench-marking on Simple System where the instruction cache actually makes a difference. The RAM must thus respond with a delay on the instruction side.